


R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM




PROJECT : R18D
Quanta Computer Inc.


DREFSSCLK <11>
DREFSSCLK# <11>



ARRANDALE/CLARKSFIELD PROCESSOR (DDR3)









ARRANDALE PROCESSOR (GND)

U0181	U0181
BUE2	VSS1
BUE5	VSS2
BUE6	VSS3
BUE1	VSS4
BUE4	VSS5
BUE7	VSS6
BUE3	VSS7
BUE8	VSS8
BUE5	VSS9
BUE1	VSS10
BUE18	VSS11
BUE11	VSS12
BUE13	VSS13
BUE7	VSS14
BP42	VSS15
BM4	VSS16
BM6	VSS17
BM70	VSS18
BM61	VSS19
BM44	VSS20
BM62	VSS21
BM24	VSS22
BM17	VSS23
BL47	VSS24
BL55	VSS25
BL48	VSS26
BL40	VSS27
BL28	VSS28
BM63	VSS29
BM60	VSS30
BM61	VSS31
BM63	VSS32
BM64	VSS33
BM61	VSS34
BM64	VSS35
BM61	VSS36
BM61	VSS37
BM61	VSS38
BM61	VSS39
BM61	VSS40
BM61	VSS41
BM61	VSS42
BM61	VSS43
BM61	VSS44
BM61	VSS45
BM61	VSS46
BM61	VSS47
BM61	VSS48
BM61	VSS49
BM61	VSS50
BM61	VSS51
BM61	VSS52
BM61	VSS53
BM61	VSS54
BM61	VSS55
BM61	VSS56
BM61	VSS57
BM61	VSS58
BM61	VSS59
BM61	VSS60
BM61	VSS61
BM61	VSS62
BM61	VSS63
BM61	VSS64
BM61	VSS65
BM61	VSS66
BM61	VSS67
BM61	VSS68
BM61	VSS69
BM61	VSS70
BM61	VSS71
BM61	VSS72
BM61	VSS73
BM61	VSS74
BM61	VSS75
BM61	VSS76
BM61	VSS77
BM61	VSS78
BM61	VSS79
BM61	VSS80
BM61	VSS81
BM61	VSS82
BM61	VSS83
BM61	VSS84
BM61	VSS85
BM61	VSS86
BM61	VSS87
BM61	VSS88
BM61	VSS89
BM61	VSS90
BM61	VSS91
BM61	VSS92
BM61	VSS93
BM61	VSS94
BM61	VSS95
BM61	VSS96
BM61	VSS97
BM61	VSS98
BM61	VSS99
BM61	VSS100

C.ARD_BGA1P0

U0181	U0181
AH53	VSS202
AH51	VSS203
AH51	VSS204
AH48	VSS205
AH48	VSS206
AH48	VSS207
AH41	VSS208
AH41	VSS209
AH39	VSS210
AH39	VSS211
AH39	VSS212
AH39	VSS213
AH39	VSS214
AH39	VSS215
AH39	VSS216
AH39	VSS217
AH39	VSS218
AH39	VSS219
AH39	VSS220
AH39	VSS221
AH39	VSS222
AH39	VSS223
AH39	VSS224
AH39	VSS225
AH39	VSS226
AH39	VSS227
AH39	VSS228
AH39	VSS229
AH39	VSS230
AH39	VSS231
AH39	VSS232
AH39	VSS233
AH39	VSS234
AH39	VSS235
AH39	VSS236
AH39	VSS237
AH39	VSS238
AH39	VSS239
AH39	VSS240
AH39	VSS241
AH39	VSS242
AH39	VSS243
AH39	VSS244
AH39	VSS245
AH39	VSS246
AH39	VSS247
AH39	VSS248
AH39	VSS249
AH39	VSS250
AH39	VSS251
AH39	VSS252
AH39	VSS253
AH39	VSS254
AH39	VSS255
AH39	VSS256
AH39	VSS257
AH39	VSS258
AH39	VSS259
AH39	VSS260
AH39	VSS261
AH39	VSS262
AH39	VSS263
AH39	VSS264
AH39	VSS265
AH39	VSS266
AH39	VSS267
AH39	VSS268
AH39	VSS269
AH39	VSS270
AH39	VSS271
AH39	VSS272
AH39	VSS273
AH39	VSS274
AH39	VSS275
AH39	VSS276
AH39	VSS277
AH39	VSS278
AH39	VSS279
AH39	VSS280
AH39	VSS281
AH39	VSS282
AH39	VSS283
AH39	VSS284
AH39	VSS285
AH39	VSS286
AH39	VSS287
AH39	VSS288
AH39	VSS289
AH39	VSS290
AH39	VSS291
AH39	VSS292
AH39	VSS293
AH39	VSS294
AH39	VSS295
AH39	VSS296
AH39	VSS297
AH39	VSS298
AH39	VSS299
AH39	VSS300
AH39	VSS301
AH39	VSS302
AH39	VSS303
AH39	VSS304
AH39	VSS305
AH39	VSS306
AH39	VSS307
AH39	VSS308
AH39	VSS309
AH39	VSS310
AH39	VSS311
AH39	VSS312
AH39	VSS313
AH39	VSS314
AH39	VSS315
AH39	VSS316
AH39	VSS317
AH39	VSS318
AH39	VSS319
AH39	VSS320
AH39	VSS321
AH39	VSS322
AH39	VSS323
AH39	VSS324
AH39	VSS325
AH39	VSS326
AH39	VSS327
AH39	VSS328
AH39	VSS329
AH39	VSS330
AH39	VSS331
AH39	VSS332
AH39	VSS333
AH39	VSS334
AH39	VSS335
AH39	VSS336
AH39	VSS337
AH39	VSS338
AH39	VSS339
AH39	VSS340
AH39	VSS341
AH39	VSS342
AH39	VSS343
AH39	VSS344
AH39	VSS345
AH39	VSS346
AH39	VSS347
AH39	VSS348
AH39	VSS349
AH39	VSS350
AH39	VSS351
AH39	VSS352
AH39	VSS353
AH39	VSS354
AH39	VSS355
AH39	VSS356
AH39	VSS357
AH39	VSS358
AH39	VSS359
AH39	VSS360
AH39	VSS361
AH39	VSS362
AH39	VSS363
AH39	VSS364
AH39	VSS365
AH39	VSS366
AH39	VSS367
AH39	VSS368
AH39	VSS369
AH39	VSS370
AH39	VSS371
AH39	VSS372
AH39	VSS373
AH39	VSS374
AH39	VSS375
AH39	VSS376
AH39	VSS377
AH39	VSS378
AH39	VSS379
AH39	VSS380
AH39	VSS381
AH39	VSS382
AH39	VSS383
AH39	VSS384
AH39	VSS385
AH39	VSS386
AH39	VSS387
AH39	VSS388
AH39	VSS389
AH39	VSS390
AH39	VSS391
AH39	VSS392
AH39	VSS393
AH39	VSS394
AH39	VSS395
AH39	VSS396
AH39	VSS397
AH39	VSS398
AH39	VSS399
AH39	VSS400


C.ARD_BGA1P0

VSS404	A40
VSS405	A38
VSS406	A36
VSS407	A34
VSS408	A32
VSS409	A30
VSS410	A28
VSS411	A26
VSS412	A24
VSS413	A22
VSS414	A20
VSS415	A18
VSS416	A16
VSS417	A14
VSS418	A12
VSS419	A10
VSS420	A8
VSS421	A6
VSS422	A4
VSS423	A2
VSS424	A0
VSS425	A0
VSS426	A0
VSS427	A0
VSS428	A0
VSS429	A0
VSS430	A0
VSS431	A0
VSS432	A0
VSS433	A0
VSS434	A0
VSS435	A0
VSS436	A0
VSS437	A0
VSS438	A0
VSS439	A0
VSS440	A0
VSS441	A0
VSS442	A0
VSS443	A0
VSS444	A0
VSS445	A0
VSS446	A0
VSS447	A0
VSS448	A0
VSS449	A0
VSS450	A0
VSS451	A0
VSS452	A0
VSS453	A0
VSS454	A0
VSS455	A0
VSS456	A0
VSS457	A0
VSS458	A0
VSS459	A0
VSS460	A0
VSS461	A0
VSS462	A0
VSS463	A0
VSS464	A0
VSS465	A0
VSS466	A0
VSS467	A0
VSS468	A0
VSS469	A0
VSS470	A0
VSS471	A0
VSS472	A0
VSS473	A0
VSS474	A0
VSS475	A0
VSS476	A0
VSS477	A0
VSS478	A0
VSS479	A0
VSS480	A0
VSS481	A0
VSS482	A0
VSS483	A0
VSS484	A0
VSS485	A0
VSS486	A0
VSS487	A0
VSS488	A0
VSS489	A0
VSS490	A0
VSS491	A0
VSS492	A0
VSS493	A0
VSS494	A0
VSS495	A0
VSS496	A0
VSS497	A0
VSS498	A0
VSS499	A0
VSS500	A0



PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PROCESSOR 7/7(GND)	1A
Date: Thursday, January 13, 2011	Sheet	9 of 42



The schematic diagram shows a 10/25 PSV modulator circuit. It features a 2N7000K MOSFET with its gate connected to a 10/25 PSV modulator (R286) and its drain connected to a 10/25 PSV modulator (R286). The source is connected to ground. A 100K resistor (R287) is connected between the gate and the drain. The circuit is powered by a 10/25 PSV modulator (R286) and a 10/25 PSV modulator (R286).

For MDC

The diagram shows the SPI interface between a microcontroller (MCU) and an ADXL345 accelerometer. The MCU's **U22** pin header is connected to the ADXL345's **R440** pin header. The connections are as follows:

- MCU Pin 1 (VDD):** Connected to **ADXL345 Pin 1 (CS0)**. A green circle highlights this connection.
- MCU Pin 2 (CE#):** Connected to **ADXL345 Pin 2 (CS1)**.
- MCU Pin 3 (SCK):** Connected to **ADXL345 Pin 3 (SCK)**.
- MCU Pin 4 (HOLD#):** Connected to **ADXL345 Pin 4 (SPL#)**.
- MCU Pin 5 (SDA):** Connected to **ADXL345 Pin 5 (SDA)**.
- MCU Pin 6 (SCL):** Connected to **ADXL345 Pin 6 (SCL)**.
- MCU Pin 7 (VSS):** Connected to **ADXL345 Pin 7 (GND)**.
- MCU Pin 8 (WP#):** Connected to **ADXL345 Pin 8 (WP#)**.

Power and ground connections are also shown:

- +3V0:** Connected to the VDD pin of the MCU and the CS0 pin of the ADXL345.
- GND:** Connected to the VSS pin of the MCU and the GND pin of the ADXL345.

Component values and labels:

- Resistor R22:** 10K, connected between +3V0 and the CS0 pin.
- Resistor R59:** 0.1uH/V, connected between +3V0 and the CS0 pin.
- MCU Pin Header:** Labeled **U22** with pins 1 through 8.
- ADXL345 Pin Header:** Labeled **R440** with pins 1 through 8.

Pin numbers for the ADXL345 are listed at the bottom: 1, 2, 3, 4, 5, 6, 7, 8.

[illegible]

Vender
Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)



PROJECT : R18D
Quanta Computer Inc.






Size Custom	Document Number PCH 1/5 (SATA,HDA,LPC)	
Date: Tuesday, February 15, 2011	Sheet 10 of 42	

IBEX PEAK-M (GND)

A77	VSS159	VSS259	H49
B11	VSS160	VSS260	H5
B15	VSS161	VSS261	K11
B19	VSS162	VSS262	K4
B23	VSS163	VSS263	K43
B31	VSS164	VSS264	M47
B35	VSS165	VSS265	K7
B39	VSS166	VSS266	L14
B43	VSS167	VSS267	L18
B47	VSS168	VSS268	L22
B51	VSS169	VSS269	L26
B55	VSS170	VSS270	L32
B59	VSS171	VSS271	L36
B63	VSS172	VSS272	L42
B67	VSS173	VSS273	M12
B71	VSS174	VSS274	M16
B75	VSS175	VSS275	M20
B79	VSS176	VSS276	M24
B83	VSS177	VSS277	M30
B87	VSS178	VSS278	M34
B91	VSS179	VSS279	M40
B95	VSS180	VSS280	M46
BC10	VSS181	VSS281	M48
BC14	VSS182	VSS282	M5
BC18	VSS183	VSS283	M5
BC22	VSS184	VSS284	M5
BC26	VSS185	VSS285	M24
BC30	VSS186	VSS286	P11
BC34	VSS187	VSS287	P22
BC38	VSS188	VSS288	P22
BC42	VSS189	VSS289	P32
BC46	VSS190	VSS290	P32
BC50	VSS191	VSS291	P34
BC54	VSS192	VSS292	P42
BC58	VSS193	VSS293	P47
BC62	VSS194	VSS294	R2
BC66	VSS195	VSS295	R2
BC70	VSS196	VSS296	R103
BC74	VSS197	VSS297	T12
BC78	VSS198	VSS298	T41
BC82	VSS199	VSS299	T46
BC86	VSS200	VSS300	T49
BC90	VSS201	VSS301	T8
BC94	VSS202	VSS302	T90
BC98	VSS203	VSS303	U31
BC02	VSS204	VSS304	U32
BC06	VSS205	VSS305	U34
BC10	VSS206	VSS306	U34
BC14	VSS207	VSS307	P38
BC18	VSS208	VSS308	P11
BC22	VSS209	VSS309	P16
BC26	VSS210	VSS310	V19
BC30	VSS211	VSS311	V20
BC34	VSS212	VSS312	V22
BC38	VSS213	VSS313	V30
BC42	VSS214	VSS314	V31
BC46	VSS215	VSS315	V34
BC50	VSS216	VSS316	V35
BC54	VSS217	VSS317	V38
BC58	VSS218	VSS318	V43
BC62	VSS219	VSS319	V45
BC66	VSS220	VSS320	V46
BC70	VSS221	VSS321	V47
BC74	VSS222	VSS322	V49
BC78	VSS223	VSS323	V5
BC82	VSS224	VSS324	V7
BC86	VSS225	VSS325	V8
BC90	VSS226	VSS326	V8
BC94	VSS227	VSS327	V8
BC98	VSS228	VSS328	V8
BC02	VSS229	VSS329	V11
BC06	VSS230	VSS330	V12
BC10	VSS231	VSS331	V19
BC14	VSS232	VSS332	V23
BC18	VSS233	VSS333	V23
BC22	VSS234	VSS334	V28
BC26	VSS235	VSS335	V30
BC30	VSS236	VSS336	V31
BC34	VSS237	VSS337	V32
BC38	VSS238	VSS338	V43
BC42	VSS239	VSS339	V46
BC46	VSS240	VSS340	V49
BC50	VSS241	VSS341	P49
BC54	VSS242	VSS342	V5
BC58	VSS243	VSS343	V8
BC62	VSS244	VSS344	V8
BC66	VSS245	VSS345	V24
BC70	VSS246	VSS346	AK4
BC74	VSS247	VSS347	AK4
BC78	VSS248	VSS348	AK4
BC82	VSS249	VSS349	AK4
BC86	VSS250	VSS350	AK4
BC90	VSS251	VSS351	AK4
BC94	VSS252	VSS352	AK4
BC98	VSS253	VSS353	AK4
BC02	VSS254	VSS354	AK4
BC06	VSS255	VSS355	AK4
BC10	VSS256	VSS356	AK4
BC14	VSS257	VSS357	AK4
BC18	VSS258	VSS358	AK4

IBEX Peak-M_Rev1.0

IBEX PEAK-M (PCI-E, SMBUS, CLK)




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/5 (PCIE, SMBUS, CLK)	1A

Date: Tuesday, February 15, 2011 Sheet 11 of 42

IBEX PEAK-M (DMI,FDI,GPIO)

IBEX PEAK-M (PCI,USB,NVRAM)



BIOS REC R222 10K 4

BIOS RECOVERY
HIGH : DISABLE
LOW : ENABLE


[illegible]

R12 M8 P/N	ID0	ID1	ID2	ID3	ID4	ID5
UMA						
31R12MB0000 (PIM)	0	0	0	0	0	0
31R12MB0010 (PDT)						
Seymour XT						
Hynix 512						
31R12MB0020 (PIM)	1	0	0	0	0	0
31R12MB0030 (PDT)		0	0			
Samsung 512						
31R12MB0040 (PIM)	1	0	0	0	0	0
31R12MB0050 (PDT)						
Hynix 1G						
31R12MB0060 (PIM)	1	0	0	0	0	0
31R12MB0070 (PDT)						
Samsung 1G						
31R12MB0080 (PIM)	1	0	0	0	0	0
31R12MB0090 (PDT)						


Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO38
UMA/DIS	0=UMA 1=Dis.					
1.1/1.0		1=1 0=1.0				
Reserve			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes

BOARD_ID1設成HIGH代表Rockey 1.1


power up sequence



PEX_RST timing




For DIS



For DIS

12/28 Nvidia to suggest R5009 not stuff and R5008 and Q5002 stuff.




<3.10,11,12,13,14,28,33,34,36,38,40> +3VSS
 <19,20,39> +3V_GFX
 <18,19,36> +1.05V_GFX
 <40> +VGA_CORE
 +3V



PROJECT : R18D
Quanta Computer Inc.

Rev 1A
 Document Number
 N11M-QE2(PCIE/F)
 Date: Tuesday, February 15, 2011 Sheet 17 of 42





```
N12P-GV -> 0x17F
N12M-GE -> 0xA7A 1010 ->PU15K
```

ROM_SI -> based on VRAM.

```
ROM_SO -> PU 10K
ROM_SCLK -> PU 5K
STRAP0 -> PU 45K
STRAP1 -> PD 35K
STRAP2 -> PD 5K
STRAP3 -> PD 5K
STRAP 4 -> PD 10K
```

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

4.99K/F_4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F_4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F_4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
30.1K/F_4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
35.7K/F_4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
45.3K/F_4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_S0	CLXK_417	FB_2 BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_S1	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	PLL_VDDO33V

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4, 128bit, 1GB,800MHz	Samsung		PD 45K
XXXX				
XXXX				

(Ra)


GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP






PROJECT : R18D
Quanta Computer Inc.




Size Custom	Document Number N12P-GV(GPIO/STRAPS)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 20 of 42	



<17,19,36> +3V_GF)




Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K



EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB


SCLZ/SDAZ Low-level Input/output Voltage
 CGF1:CGF0=0:0 VIL<-0.4V VOL=0.6V (Default)
 CGF1:CGF0=0:1 VIL<-0.36V VOL=0.55V
 CGF1:CGF0=1:0 VIL<-0.44V VOL=0.65V
 CGF1:CGF0=1:1 VIL<-0.36V VOL=0.6V



Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)




9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella

CHR : need Na R1182, add R1027 for capella





8/25 Si for EMI reserve.


C TX2 HDMI+ R504	100F 4	C TX2 HDMI-	100F 4
C TX1 HDMI+ R506	100F 4	C TX1 HDMI-	100F 4
C TX0 HDMI+ R508	100F 4	C TX0 HDMI-	100F 4
C TXC HDMI+ R507	100F 4	C TXC HDMI-	100F 4




CRT PORT




HOLE



CPU





VGA





PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 24 of 42



CPU FAN





SATA HDD CONNECTOR



SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.



PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number HDD/ODD/FAN	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 25 of 42



<2,3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,29,30,31,32,35,36,38>

+3V

<14,23,24,25,30,32,38>

+5V

Close to CODEC

Close to CODEC


>40mils trace

10/25 PV modify

+4.75VAVDD

+4.75VAVDD


+5V



HDA Bus


TO Digital MIC

Close to CODEC



Analog



TO Internal Speakers



Check layout mount location

EMI Request


INT. SPEAKER



Close to CODEC

TO Headphone jack


TO Audio Jack MIC



AGND


	PROJECT : R18D		
	Quanta Computer Inc.		
Size	Document Number	New	TA
Custom	Azalia 92HD80		
Date	Thursday, February 15, 2011	Sheet	27 of 42

BLUETOOTH




LEFT SIDE USBX2

change to AL000547005



Line out




PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 28 of 42

Size Custom	Document Number RTL8165EH	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 29 of 42


POWER BUTTON CONNECT

100mA




1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

KEYBOARD Con.




8/25 SI for H/W.




31

KEYBOARD PULL-UP



LED Con.




1. +3V
2. SATA_LED#
3. PWR_LED#
4. GND


<10,22,31,33,39> +3VPCU
<14,23,24,25,27,32,38> +5V
<32,39> +3VUS
<2,3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,29,31,32,35,36,38> +3V

TOUCH PAD Con.

change to +3VUSU
close conn



To TOUCH PAD SW board




PROJECT : R18D
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LEDKB/SW/TP	1A
Date:	Tuesday, February 15, 2011	Sheet 30 of 42


8/25 SI for H/W.

WLAN


32











+1.05V_VTT Volt +/- 5%
 Countinue current:10A
 Peak current: 16A
 OCP minimum: 18A



+1.8V +/- 5%
 Countinue current:0.7A
 Peak current:1A







+VA	39
+5V	14,23,24,25,27,30,32
+VIN	22,23,34,35,36,37,39,40,41
+1.8V	5,14,34
+VSS5	5,10,11,12,13,14,17,28,33,34,36,40
+6VSS	14,22,28,33,34,35,36,37,40,41
+VDS	39
+VAD_1	39
+VSSUS	30,32
+12VALW	22,25,36,39
+BATCK	39
+1.5VSSUS	3,6,15,16,36,37
+3VLNVCC	29
+0.75V_DDR_VTT	15,16,37

5.2A


0.04A

5.1A

0.7A

R12 SI:
Delete PC169, EE side already
have 10uF*2 (C489, C490)


R12 SI for prevent interference




R12 SI for prevent interference



R12 SI for prevent interference



		PROJECT : R18D Quanta Computer Inc.	
Size Custom	Document Number Dis-charge IC (G5934)	Rev 1A	
Date: Wednesday, February 16, 2011			Sheet 38 of 42



PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	UMA GPU CORE (RT8152C)	1A
Date: Wednesday, February 16, 2011 Sheet 40 of 42		

-->Pre SI

Page 19

1.Delete L5005, C5096,C5097,C5098,C5099,C5100 and connect +SP_PLLVDD to +NV_PLLVDD

2.L5004 change to bead 220ohm (ESR=0.5) 0603.

3.C5089 change to 22uF_0805

Page 11

1.delete Q35.

Page 17

1.delete L5000 and C5074.

2.connect +3V GFX to GPU ball AG9 with a 0.1uF cap C5075.

3.New add R5060 for test

4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.

5.C5073 should be 4.7uF_X7R_0805.

6.C5072 should be 1uF_X7R_0603.

7.C5071 should be 0.1uF_X7R_0402.

8.PCIE change to PEX TX0-7 and PEX RX0-7 on GPU side for X8 lane configuration

9.unstuff R5009 and R5008 Q5002 stuff for test

9.delete L5002 for Nvidia recommend

Page 18

1.L5003 change to bead 30ohm (ESR=0.01) 0603.

2.C5085 change to 1uF_X7R_0603

3.Delete C5084.

Page 21

1.R5096 and R5103 change to 162ohm_1%.

Page 31

1.New add R5105 and R5106 2.2K pull up resistors to +3V for GFUT_CLK and GFUT_DATA on EC side.

2.Delete D20,Q25,D19,R500.

Page 20

1.delete R5081,R5082,R5082.

2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1

3.Change R5047 to 5K pull up for ROM_SCLK

4.Change R5080 to 10K for JTAG TRST# pull down.

5.R5084 can be no stuff for JTAG_TCK

6.New add Q5010 for AC/Batt# function.

7.New add Q5011.



PROJECT : R18D
Quanta Computer Inc.

Rev C	Document Number Change list	Rev 2A
----------	--------------------------------	-----------

Date: Wednesday, February 16, 2011 | Sheet 42 of 42